VHDL generation
VHDL validation