Adding generated FPGA bitstream for the TerasIC C5G board 2014-05-07.