input and control updates
balanced sequential memory cycle experments