change verilog_node in interface for fpga gate simulation, add macro FPGA_GATE.