Begun implementing receiving end. Module synthesizes in Vivado but has not
been fully tested. So far sim directory works for basic message
transmission. UART seems to have the base logic tentatively working.
However cannot breakout pins necessary for UART from PL on Zedboard so
far. Sim directory not updated with new logic.