Dynamic Instruction Scheduler implementing Tomasulo's algorithm with flexible superscalar bandwidth and scheduling queue along with two level of data cache