fixed my VHDL code as well as added my testbench and ISIM screenshot