hdl: bump FPGA version to 0.0.5