DCT 2012 system level synthesis
Complete set of synthesis with netlist,spef,svf,floorplan written
clock gating is enabled