Added code examples

Code examples from "Think Verilog"
Organization