Timings for extended instructions which access memory are now updated
in the middle of instruction to account for the 4 cycles passed
when accessing the extended instruction from memory.
All read/write timing test roms now pass.