add main verilog files + testbench

testgen.v - testbench;
divider.v - verilog 32 bit divider
main.v - CORDIC 16 bit
cordic_gen.v - top module