hdl/modules/sw_windowing/*: regenerate window LUT

It must be 2 times narrower in order to
generate a double switching frequency
to RFFE. Note that the FPGA deswitching
clock is half of it.
hdl/modules/wb_position_calc/*: fix windowing LUT size

Update its size in order to match the new Windowing
LUT size