Rough in data cache stages
- Add logic in decoder to pick which pipeline an instruction should use
- Register outputs of writeback stage (will be necessary to improve timing when it does more complex selection)