Check in Verilog codes referring python codes. Need to change to referencing C codes.