VHDL generation without components