Modified the testbench code. The reciever module is working, but the clr_rda signal never gets updated. Thus, the output DATABUS of reciever module is always in undefined state. Next task is to figure out why clr_rda signal is not getting set.