Further improvements to the IRQ handling of the GPIO pins. Still a
little work to do on understanding the virtual and hardware IRQ
mapping.