send PHY's clk125 to FPGA
add clock activity counters and packet counter
use an enable for the packet streamer: apparently need to disable packets prior to PHY link up
add a PHY reset bit from CPU
temporarily remove DCM from phy_rx_clk path
modify clock frequency plan to reduce spurs