Added Verilog lexer and parser support for real values