reduced board outline
further submodule placement
reorderd pins on VHDCI connector and FPGA for better routing