A collection of Verilog labs I've completed from school.