Delayed JTAG reset by 4ms to avoid conflict when programming DCFEB FPGA