Wrote new program to convert from .AXF file to initialised Block RAM VHDL file
Using new AXF conversion tool in projects.
Extending ethernet to AtlysDDR version
Modified DDR design to include ethernet clk. DDR clk reduced to 250 MHz.