add fifo in vhdl, init fifo in verilog