playing with shared mem to host the camera configs
working on a multi-port memory controller for wishbone
new true dual port block ram
small modifications
Merge branch 'master' of https://github.com/fpga-logi-dev/logi-hard