Fix bug in opcode table parser of assembler.py.
Move RI, RL and RC from Decode to RegisterFile.
Make Bypass source either the RegisterFile output, or one of RA, RB, RP or RD.
Fix wire size for Bypass.
Add both ExecuteAlu (A and B sides) to Core.