First commit. Adds the Verilog to connect to the AD7264s, as well as NIOS Assembly code that could run on a soft processor, a XSLX file describing those lines, and a C file for testing inputs for use downstream.