one interrupt controller for tx and rx.
notifications when all data arrive to the fpga. see added images