Add GPIO IP and scripts to build a reference design FPGA image