Modified ARM codegen to use interleaved vector store instructions for interleaved stores of up to 4 vectors.