genVerilog work with converting implicant to string
Merge branch 'master' of github.com:jas-on/Lab3BooleanAlgebra

* 'master' of github.com:jas-on/Lab3BooleanAlgebra:
  untest