Take the word size of the next component into account for FPGA timing.