Samples from some of the Verilog Labs I am doing as part of my digital systems course