- consider system verilog files from IP
Merge branch 'master' of https://github.com/Xilinx/XilinxTclStore

Conflicts:
	tclapp/xilinx/modelsim/app.xml
Merge pull request #312 from rajklair/master

- consider system verilog files from IP