ADC1 controlled by TIM3. Every new sample is stored in memory via DMA1. Half-full and Full DMA generate both interrupts.