Started working on ram permissions in the verilog generator...
Not finished and tested yet !!!