pic: add interrupt line functional diagram
pic: expand documentation
pic: implement top-level design unit
ignore various documentation steps
ignore document outputs
pic: refactor wishbone timing, drive unsupported buses when enabled
sim: add wishbone timing to pic testbench
sim: add pic testbench simulation
pic: add testbench