fixed some wrong cycles delays
Merge branch 'Programs' of https://github.com/fakhreldin-m-abdelkhalik/Verilog-Mips into Programs