remove bsim socket files as soon as design starts up (uses a portal other than fpga0)