Fixed Synthesis issues with halfband decimator files out of synch with internal build.   Updated FpgaCore.zip to point to standard top-level verilog module, main_128Dsp_32msps.v