Reorganized logical devices
Added format I addressing modes & updated cpu loop flow
Added MOV instruction addressing modes
Added SR register parsing and MOV addressing mode
Add cooment to clarify 'st' condition.