Memory efficiency on chip network with adaptive interface