update expected test results

Update expected test results to reflect Yunsup's commit: random numbers
with RANDOM_SEED 2b97ddf; compare reference and test Verilog files
after eliminating blank lines.