When a cache line is pushed to an L1 cache, move that to the MRU position as well.