Initial commit
Verilog project needs cleanup of temp files
Arduino project to be added