Change FPU's modules interface to verilog-2001 style. Replace tabs by whitespaces and remove unnecessary whitespaces from line ends.