Zynq Base System: Reset is synchronized to lowest system clock

	System reset (sys_100m_reset) is synchronized to lowest system
	clock (FCLK0), via a Processor System Reset module