Designed and implemented a MIPS CPU with 5 pipelines.