added warnings for illegal fine delays
added 16-bit shift register
added pause bit to make sequneces more compact, implemented ddr3 read block test