Updated syn_fifo with proper names, changed outputs to output reg in verilog file