remove bit order in UART FIFO
set baud rate to 19200
fix clock period in test bench
trigger ADS-B generator packets more often