Whitespace fix
Add an assertion
Fix a bug where cache lines were written back in reverse order.
Cosimulation fix for v2 testbench

When all processors halt, run for more cycles to allow L2 writeback queue to drain completely.