Support for SSE2 registers and MOVQ instruction.