Verilog_01

a simple AND gate