[verilog] fetch rom with 2 clock delay